

PAS5101PE CMOS 1.3MEGA DIGITAL IMAGE SESNSOR

General Description

The PAS5101PE is a highly integrated CMOS active-pixel image sensor that has resolution of 1280(H) x 1024 (V). To have an excellent image quality, the PAS5101PE output 10-bits RGB raw data though a parallel data bus. It is available in 48-pin LCC.

The PAS5101PE can be programmed to set the exposure time for different luminance condition via I2CTM serial control bus. By programming the internal register sets, it performs on-chip frame rate adjustment, offset correction DAC, programmable gain control, 10-bits ADC, 10-bits output companding, interpolated subsampling and defect compensation.

Features

- 1.3Mega resolution, ~1/3" Lens.
- Bayer RGB color filter array.
- 10-bits parallel RGB raw data output.
- On-Chip 10-bits pipeline A/D converter.
- On-Chip programmable gain amplifier
 - 4-bits color gain amplifier.
 - 4-bits global gain amplifier.
- Digital gain stage.
- Continuous variable frame time.
- Continuous variable exposure time.
- I2CTM interface.
- 20mA power dissipation (15 fps / 2.5 v).
- < 10uA low power-down dissipation.
- Window-of-Interest (WOI).
- Sub-sampling.
- Defect compensation.
- Lens shading compensation.

Key Specification

Supply Voltage	$2.5 \text{y} \sim 3.3 \text{v}$
Resolution	1280 (H) x 1024 (V)
Array Diagonal	5.9mm (~1/3" Optic)
Pixel Size	3.6μ m x 3.6μ m
Max. Frame Rate	~15 fps @ 1.3Mega
Max. System Clock	Up to 48MHz
Max. Pixel Clock	Up to 24MHz
Color Filter	RGB Bayer Pattern
Exposure Time	~ Frame time to Line time
Scan Mode	Progressive
Sensitivity	TBD
S/N Ratio	TBD
Chief Ray Angle	20° ~ 24°
Package Type	48-pin LCC
	r



1. Pin Assignment




Figure 1.1 Shows the PAS5101PE pin diagram

Pin No.	Name	Type	Description
1	VDDMA	PWR	Analog main power, 2.5V.
2-3	NC		
4	HSYNC	OUT	Horizontal synchronization signal.
5-8	NC		
9	VSYNC	OUT	Vertical synchronization signal.
10	VDDMD	PWR	Digital main power, 2.5~3.3V.
11	PXCLK	OUT	Pixel clock output.
12	RESET	IN	Resets all registers to default values (chip reset high.)
13	SYSCLK	IN	Master clock input.
14	PX9	OUT	Digital data out.
15	VSSD	PWR	Digital ground.
16	PX7	OUT	Digital data out
17-21	NC		
22	PX8	OUT	Digital data out.
23	VDDD	PWR	Ne, Internal Regulator 1.8V
24	PX6	OUT	Digital data out.
25	PX0	OUT	Digital data out.
26	PX5	OUT	Digital data out.
27	PX1	OUT	Digital data out.
28-32	NC		
33	PX4	OUT	Digital data out.
34	PX3	OUT	Digital data out.
35	PX2	OUT	Digital data out.
36	SCL	IN	I2C clock.
37	SDA	I/O	I2C data. Internal pull high resister is $10 \mathrm{K}\Omega$.
38	NC		
39	VSSA	GND	Analog ground.
40-44	NC		
45	PWDN	IN	Power Down (chip power down if high).
46	VDDA	PWR	Analog power, 2.5V.
47	VREF	ANA	Internal voltage reference.
48	NC		



2. Sensor Array Format & Output Timing

2.1. Physical Sensor Array Format





Figure 2.1 Physical Sensor Array Format

2.2. Output Timing

1.3Mega mode (1288 x 1032) pixel readout:






Figure 2.2 Inter-line timing




Figure 2.3 Inter-frame timing




Figure 2.4 Inter-frame timing @ Dark masked



3. Block Diagram & Function Description

3.1. Block Diagram




Figure 3.1 Shows the PAS5101PE sensor block diagram

The PAS5101PE is a 1/3" CMOS imaging sensor with 1280 (H) x 1024 (V) physical pixels. The active region of sensor array is 1288 (H) x 1032 (V) as shown in Figure 3.1. The sensor array is cover with Bayer pattern color filters and μ -lens. The first pixel location (0,0) is programmable in 2 direction (X and Y) and the default value is at the left-down side of sensor array.

After a programmable exposure time, the image is sampled first with CDS (Correlated Double Sampling) block to improve S/N ration and reduce fixed pattern noise.

Three analog gain stages are implemented before signal transferred by the 10-bits A/D converter. The front gain stage (FG) can be programmed to fit the saturation level of sensor to the full-range input of ADC. The programmable color gain stage (CG) is used to balance the luminance response difference between B/G/R. The global gain stage (GG) is programmed to adapt the gain to the image luminance.

The fine gained signal will be digitized by the on-chip 10-bits A/D converter. After the image data has been digitized, further alteration to the signal can be applied before the data is output.

3.2. Defect Compensation

The defect compensation block can detect the possible defect pixel and replace it with average output of like-colored pixels on either side of defective pixel. There is no limitation in the capability of defect number. This function is also Enable / Disable by user.

3.3. Companding Curves

The companding function is used to simulate the gamma curve and do non-linear transformation before the data is output. There are 4 curves selected by setting register Compand_Sel as shown in Figure 3.2 and this function is also Enable / Disable by user.




Figure 3.2 Companding curves program by Compand_EnH and Compand_Sel

3.4. Power Down Mode

The PAS5101PE can be power down by setting register "SW PwrDn" or by enable PWDN pin. PAS5101PE supports two power down modes:

- Software Power Down : Set register "SW_PwrDn" = 0x01 to power down all the internal block except $I2C^{TM}$.
- Hardware Power Down: Pull PWDN pin to high to power down the chip. The chip will go
 into standby mode.


3.5. Reset Mode

The PAS5101PE can be reset by setting "SW_Reset" or by enable Reset pin. PAS5101PE supports two reset modes:

- Software Reset: Set register "SW_Reset" = 0x01 to reset all the $I2C^{TM}$ registers. It's only reset the register value not reset full chip.
- ArdwareReset: Pull Reset pin to high to reset the full chip.

3.6. Window-of-Interest (WOI)

Users are allowed to define window size as well as window location in PAS5101PE. The location of window can be anywhere in the pixel array. Window size and window location is defined by register "H_Start", "V_Start", "V_Size" and "H_Size"; The "H_Start" defines the starting column while "V_Start" defines the starting rom of the window; The "H_Size" define the column width of the window and "V_Size" defines the row depth of the window.



3.7.1. Output timing of WOI

Hardware windowing VGA (640x480) pixels readout (With 4 dark lines):

$$H_Start[9:0] = 0,$$
 $V_Start[8:0] = 0,$ $H_Size[9:0] = 639,$ $V_Size[8:0] = 483,$ $LPF[7:0] = 483,$ $Nov_Size_By4[7:0] = 63,$




Figure 3.5 Inter-frame timing of W.O.I



3.7. Sub-Sampling

PAS5101PE can be programmed to output image in VGA \ QVGA and QQVGA size. In the VGA subsampling mode, both vertical and horizontal pixels are sub-sampling at 1/2; In QVGA sub-sampling mode, both vertical and horizontal pixels are sub-sampling at 1/4; While in QQVGA sub-sampling mode, subsampling at 1/8. By programming Skip_Analog and Skip_Digital, The maximum sub-sampling rate is 1/32 (Skip Analog + Skip Digital).

3.7.1. Skip_Analog

Sub-sampling (Skip Analog) to VGA (640x480) pixels readout (With 4 dark lines):

 $H_Start[9:0] = 0,$

 $V_Start[8:0] = 0,$

H Size[9:0] = 1287,

V_Size[8:0]= 1035

LPF[7:0] = 519,

Nov_Size_By4[7:0] = 63, Skip_Analog = 1 (sub-sampling 1/2)




Figure 3.6

Valid pixel = $(H_Size + 1) / Skip_Analog = 1288 / 2 = 644$

Valid line = $((((V_Siez + 1) - 4) / Skip_Analog) + 4) = ((((1035 + 1) - 4) / 2) + 4) = 520$



Figure 3.7 Inter-line timing of W.O.I




Figure 3.8 Inter-frame timing of W.O.I

3.7.2. Skip_Digital

Sub-sampling (Skip_Digital) to VGA (640x480) pixels readout (With 4 dark lines)

$$H_Start[9:0] = 0,$$
 $V_Start[8:0] = 0,$

H Size[9:0] = 1287,

_Size[8:0]= 1035,

LPF[7:0] = 1036,

1036, Nov_Size_By4[7:0] = 63, Skip_Digital = 1

Valid pixel =
$$(H_Size + 1) / Skip_Digital = 1288 / 2 = 644$$

Valid line =
$$(V_Siez + 1) / Skip_Digital = (1035 + 1) / 2 = -518$$




Figure 3.10 Inter-frame timing

4. I2CTM Bus

PAS5101PE supports I2C bus transfer protocol and is acting as slave device. The 7 bits unique slave address is "1000000" and supports receiving / transmitting speed up to 400KHz.

4.1. I2C Bus Overview

- Only two wires SDA (serial data) and SCL (serial clock) carry information between the
 devices connected to the I2C bus. Normally both SDA and SCL lines are open collector
 structure and pull high by external pull-up resistors.
- Only the master can initiates a transfer (start), generates clock signals, and terminates a transfer (stop).
- Start and stop condition: A high to low transition of the SDA line while SCA is high defines a start condition. A low to high transition of the SDA line while SCA is high defines a stop condition. Please refer to Figure 4.1.
- Valid data: The data on the SDA line must be stable during the high period of the SCA clock.
 Within each byte, MSB is always transferred first. Read / Write control bit is the LSB of the first byte. Please refer to Figure 4.2.
- Both the master and slave can transmit and receive data from the bus.
- Acknowledge: The receiving device should pull down the SDA line during high period of the SCL clock line when a complete byte was transferred by transmitter. In the case of a master received data from a slave, the master does not generate an acknowledgment on the last byte to indicate the end of a master read cycle.





Figure 4.2 Valid Data



4.2. Data Transfer Format

4.2.1. Master transmits data to salve (write cycle)


- S: Start.
- A : Acknowledge by salve.
- P: Stop.
- RW: The LSB of 1ST byte to decide whether current cycle is read or write cycle. RW = 1 Read cycle, RW = 0 Write cycle.
- SUBADDRESS: The address values of PAS5101PE internal control registers. (Please refer to PAS5101PE register description)




During write cycle, the master generates start condition and then places the 1st byte data that are combined slave address (7 bits) with a read/write control bit to SDA line. After slave (PAS5101PE) issues acknowledgment, the master places 2nd byte (Sub Address) data on SDA line. Again follow the PAS5101PE acknowledgment, the master places the 8 bits data on SDA line and transmit to PAS5101PE control register (address was assigned by 2nd byte). After PAS5101PE issue acknowledgment, the master can generate a stop condition to end of this write cycle. In the condition of multi-byte write, the PAS5101PE sub-address is automatically increment after each DATA byte transferred. The data and A cycles is repeat until last byte write. Every control registers value inside PAS5101PE can be programming via this way.

4.2.2. Slave transmits data to master (read cycle)


- The sub-address was taken from previous write cycle.
- The sub-address is automatically increment after each byte read.
- Am': Acknowledge by master.
- Note there is no acknowledgment from master after last byte read.



During read cycle, the master generates start condition and then place the 1st byte data that are combined slave address (7 bits) with a read / write control bit to SDA line. After issue acknowledgment, 8 bits DATA was also placed on SDA line by PAS5101PE. The 8 bits data was read from PAS5101PE internal control register that address was assigned by previous write cycle. Follow the master acknowledgment, the PAS5101PE place the next 8 bits data (address is increment automatically) on SDA line and then transmit to master serially. The DATA and Am cycles is repeat until the last byte read. After last byte read, Am is no longer generated by master but instead by keep SDA line high. The slave (PAS5101PE) must releases SDA line to master to generate STOP condition.



4.3. I2CTM Bus Timing



4.4. I2CTM Bus Timing Specification

Parameter	Symbol	Standard Mode		Unit	
Turumeter	Symoon	Min.	Max		
SCL clock frequency.	$f_{ m scl}$	10	400	KHz	
Hold time (repeated) Start condition.	t _{HD·STA}	4.0	_	μs	
After this period, the first clock pulse is generated.	THD:STA			μ. 5	
Low period of the SCL clock.	t_{LOW}	4.7	-	μ s	
High period of the SCL clock.	t _{HIGH}	0.75	-	μ s	
Set-up time for a repeated START condition.	$t_{\mathrm{SU;STA}}$	4.7	-	μ s	

All rights strictly reserved any portion in this paper shall not be reproduced, copied or transformed to any other forms without permission.



Data hold time. For I2C-bus device.	$t_{\mathrm{HD;DAT}}$	0	3.45	μ s
Data set-up time.	t _{SU;DAT}	250	ı	ns
Rise time of both SDA and SCL signals.	$t_{\rm r}$	30	N.D.	ns (notel)
Fall time of both SDA and SCL signals.	t_{f}	30	N.D.	ns (notel)
Set-up time for STOP condition.	$t_{\mathrm{SU;STO}}$	4.0	-	μs
Bus free time between a STOP and START.	$t_{ m BUF}$	4.7	-	μ s
Capacitive load for each bus line.	C_b	1	15	pP
Noise margin at LOW level for each connected device. (Including hysteresis)	V_{nL}	0.1 VDD		V
Noise margin at HIGH level for each connected device. (including hysteresis)	V_{nH}	0.2 VDD	_	V

Note: It depends on the "high" period time of SCL.



Specifications

Absolute Maximum Ratings

Ambient Storage Temperature				-40°C	~ +125°C			
		V_{DDD}			3V			
Supply Vo	Supply Voltage (with respect to ground)	$V_{ m DDA}$			3V			
Suppry		$V_{ m DDMD}$,	4V 🔨			
					4V			
All Inpu	nt / Output Voltage (with respect to gro	ound)		-0.3V to	V _{DDMD} + 1	l V		
Le	ad temperature, Surface-mount process			+2	30°C			
	ESD rating, Human Body model			20)00V			
DC Electrical Characteristics ($Ta = 0^{\circ}C \sim 70^{\circ}C$)								
Symbol	Parameter		Min	Tvn	Max	Unit		

DC Electrical Characteristics ($Ta = 0^{\circ}C \sim 70^{\circ}C$)

Symbol	Parameter	Min.	Тур.	Max.	Unit		
	Type : POWER						
$V_{ m DDA}$	DC supply voltage - Analog	2.4	2.5	2.6	V		
$V_{ m DDD}$	DC supply voltage – Digital		1.8		V		
$V_{ m DDMD}$	DC supply voltage – I/O	2.4		3.3	V		
I_{DD}	Operating Current (~15fps / 2.5v)		20		mA		
I_{PWDN}	Power Down Current		10		μ A		
	Type: IN & I/O Reset and System Clock						
V_{IH}	Input Voltage HIGH	0.7 x V_{DDMD}			V		
V _{IL}	Input Voltage LOW			0.3 x V _{DDMD}	V		
$C_{\rm IN}$	Input Capacitor			10	pF		
Type :	Type : OUT & I/O for PX 0 : 7, PXCLK, H/VSYNC & SDA, load $10pF$, $1.2K\Omega$, $2.5V$						
V_{OH}	Output Voltage HIGH	0.9 x V _{DDMD}			V		
V_{OL}	Output Voltage LOW			0.1 x V _{DDMD}	V		



AC Operating Condition


Symbol	Parameter	Min.	Тур.	Max.	Unit
Sysclk	Master clock frequency			48	MHz
Pxclk	Pixel clock output frequency			24	MHz

Sensor Characteristics

Parameter		Тур.	Unit
Sensitivity		TBD	V/Lux-sec
Signal to Noise Ratio		TBD	dB
Dynamic Range		TBD	dB
Temperature Range	Operation	-10 ~ +70	$^{\circ}\mathbb{C}$
	Stable Image	0~+50	





6. Reference Circuit Schematic






7. Package Information





8. Reflow Profile for Non Lead-Free





- Lens & Holder
- 9.1. LarGan 40-900L
- 9.2. LarGan 40-519C
- **9.3. MaxEmil SS-4828GA**
- 9.4. 久禾 PEH-0116-03AA